10-Gb/s Limiting Amplifier and Laser/Modulator Driver in 0.18- m CMOS Technology
نویسندگان
چکیده
A limiting amplifier incorporates active feedback, inductive peaking, and negative Miller capacitance to achieve a voltage gain of 50 dB, a bandwidth of 9.4 GHz, and a sensitivity of 4.6 mVpp for a bit-error rate of 10 12 while consuming 150 mW. A driver employs T-coil peaking and negative impedance conversion to achieve operation at 10 Gb/s while delivering a current of 100 mA to 25lasers or a voltage swing of 2 Vpp to 50modulators with a power dissipation of 675 mW. Fabricated in 0.18m CMOS technology, both prototypes operate with a 1.8-V supply.
منابع مشابه
A COMPARISON OF SILICON AND III−V TECHNOLOGY PERFORMANCE AND BUILDING BLOCK IMPLEMENTATIONS FOR 10 AND 40 Gb/s OPTICAL NETWORKING ICs
Scalable models for both active and passive components are essential for the design of highly integrated fiber−optic physical layer ICs. This paper focuses on the various technology options available for 10 Gb/s and 40 Gb/s applications, on how their constituent components are modeled and what the characteristics and requirements are for the basic building blocks. As part of the technology comp...
متن کاملA Hysteretic Two-phase Supply Modulator for Envelope Tracking RF Power Amplifiers
In this paper a two-phase supply modulator suitable for envelope tracking power amplifier is presented. The designed supply modulator has the linear assisted switching architecture. Two-phase architecture is used in order to reduce the output switching ripples. The proposed architecture uses hysteretic control instead of pulse width modulation (PWM) which significantly reduces the circuit compl...
متن کاملA 5Gb/s Optical Receiver Front-End in 0.18 m CMOS Technology
A 5Gb/s optical receiver front-end for optical interconnection is presented in this paper. A transimpedance amplifier (TIA), limiting amplifiers (LA), output buffer and a bias circuit are integrated in deep Nwell 0.18 m CMOS technology. As the input current amplitude is 30 A, the differential output voltage is achieved to be 124 mV. The linear gain is 78.8dB and consumes 200mW under 1.8V supply...
متن کامل6.25-Gb/s Optical Receiver Using A CMOS-Compatible Si Avalanche Photodetector
An optical receiver using a CMOS-compatible avalanche photodetector (CMOS-APD) is demonstrated. The CMOS-APD is fabricated with 0.18 μm standard CMOS technology and the optical receiver is implemented by using the CMOS-APD and a transimpedance amplifier on a board. The optical receiver can detect 6.25-Gb/s data with the help of the series inductive peaking effect.
متن کاملA 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-µm CMOS Technology
A 10-Gb/s current mode logic (CML) input/output (I/O) circuit for backplane interconnect is fabricated in 0.18m 1P6M CMOS process. Comparing with conventional I/O circuit, this work consists of input equalizer, limiting amplifier with active-load inductive peaking, duty cycle correction and CML output buffer. To enhance circuit bandwidth for 10-GB/s operation, several techniques include active ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001